FINAL REPORT

describing

DESIGN AND DEVELOPMENT OF

A 10 NANOSECOND SEMICONDUCTOR SWITCH

Prepared by: Do Chel

G. Worchel, Design Engineer

Approved By: Cause C. Carroll, Mgr. Development Eng.

P. Balthasar
P.Balthasar, Mgr. Applications Eng.

Newmon, Chief Engineer

IN ACCORDANCE WITH CONTRACT NAS8-11611

FOR

GEORGE C. MARSHALL SPACE FLIGHT CENTER

NASA

HUNTSVILLE, ALABAMA

TABLE OF CONTENTS

- I. INTRODUCTION
- II. DEVICE DESIGN
 - A. DESIGN GOALS
 - B. EPITAXIAL STARTING MATERIAL
 - C. SURFACE GEOMETRY
 - D. DIFFUSED REGIONS
 - E. PACKAGE DESIGN
- III. FABRICATION PROCESS
 - A. STARTING MATERIAL
 - B. SURFACE PREPARATION
 - C. DIFFUSIONS
 - 1. SILICON DIOXIDE LAYERS
 - 2. BASE AREA
 - 3. P DIFFUSION
 - 4. EMITTER DIFFUSION
 - D. ALUMINUM EVAPORATION
 - E. PHOTO RESIST
 - 1. MASKS
 - 2. OXIDE AND ALUMINUM ETCH
 - F. SURFACE PASSIVATION
 - G. ASSEMBLY

IV. TEST METHODS AND TRANSISTOR EVALUATION

- A. INTRODUCTION
- B. SWITCHING CIRCUITS
 - 1. CIRCUIT DESIGN CONSIDERATIONS
 - 2. CIRCUIT #1 AND CIRCUIT #2
 - 3. CIRCUIT #3
 - 4. CIRCUIT #4
- C. CHARACTERISTICS
 - 1. POWER DISSIPATION
 - 2. PARAMETERS
- D. VHF APPLICATIONS
- E. FINAL PRODUCTION UNITS
- V. PERSONNEL

I. $\underline{I} \ \underline{N} \ \underline{T} \ \underline{R} \ \underline{O} \ \underline{D} \ \underline{U} \ \underline{C} \ \underline{T} \ \underline{I} \ \underline{O} \ \underline{N}$

I. INTRODUCTION

The scope of work of this contract involved the design, development, fabrication and delivery of five (5) prototype and fifty (50) production semiconductor switches capable of extending the speed of high level switching transistors into the low nanosecond range.

Completion of this contract was accomplished in three (3) phases, which were as follows:

Phase I consisted of the essential study and the preparation of a complete design of the units.

Phase II consisted of the fabrication and delivery of five (5) prototype units which were submitted, evaluated and approved by NASA.

Phase III consisted of the fabrication and delivery of fifty (50) production models in conformity with the objective specification DCN 1-4-40-0158.

This report will be devoted to an overall appraisal of the work done under this contract. The principal areas which are to be discussed include:

- 1. Device Design.
- 2. Fabrication Processes.
- 3. Circuit Design and Typical Test Results.
- 4. Test Results of Fifty (50) Production Units.

A section devoted to other possible applications of this device is also included.

ii. $\underline{D} \ \underline{E} \ \underline{V} \ \underline{I} \ \underline{C} \ \underline{E}$ $\underline{D} \ \underline{E} \ \underline{S} \ \underline{I} \ \underline{G} \ \underline{N}$

II. DEVICE DESIGN

- A. Design Goals: Criteria applicable to the semiconductor switches fabricated herein are as follows:
 - 1. Mechanical Specifications:
 - a. Hermetically sealed.
 - b. Materials: silicon semiconductor crystal.
 - c. Stud-mounted isolated collector, with double-ended case.
 - 2. Environmental Specifications:
 - a. Temperature cycling: -65°C to /200°C 5 cycles.
 - b. Moisture resistance: 10 cycles
 - c. Centrifugal: 1,000 g.
 - d. Storage life: plus 200°C, 1000 hrs.
 - e. Shock: 500 g.
 - f. Vibration: 20 g, 100 cps to 2000 cps.
 - 3. Electrical Specifications:
 - a. Collector-Emitter Breakdown Voltage BV_{CEO}(SUS) = 50 volts min.
 - b. Collector Cutoff Current V_{CE} = 50V, T_J = 20°C, I_{CES} = 1 mA
 max. I_C = 0
 Collector Cutoff Current V_{CE} = 50V, T_J = 200°C, I_{CES} = 10 mA
 max. V_{BE} = 0
 - c. Emitter Cutoff Current V_{EB} = 7V, T_J = 200°C, I_{EBO} = 1 mA max, I_C = 0
 - d. DC Current Gain $I_C = 10A$, $V_{CE} = 4V$, $h_{FE} = 10$ min
 - e. Saturation Resistance RCE(SAT) = 0.1 ohms max.
 - f. Base to Emitter Voltage I_C = 10A, V_{CE} = 4V, V_{BE(SAT)} = 2.0V max, I_R = 1A.

- g. Turn On Time $(T_D \neq T_R)$ $I_C = 10A$, $I_B = 1A$ $T_{on} = 5 \text{ n sec max}$
- h. Turn Off Time $(T_S \neq T_F)$ $V_{BE} = -5V$ $T_{off} = 5 \text{ n sec max } V_{CE} = 50V$ (assuming unsaturated condition)

4. Thermal Characteristics:

- a. Collector Power Dissipation: P_C = 25 watts max.
 (See Derating Curve, Section II E)
- b. Thermal Resistance: $\theta_{\rm JC} = 4.0^{\rm o}$ C/Watt max.
- c. Junction Temperature Range: -65°C to 200°C

B. Epitaxial Starting Material:

The starting material for this device consisted of an "N" type epitaxial layer on an "N $^{\frac{1}{2}}$ " substrate. The prime reason for employing the epitaxial collector design is that it afforded the best compromise among the device parameters of collector breakdown, capacitance and series resistance.

Because of the predominant role of collector design on the device parameters of (1) collector-base breakdown, (2) collector saturation voltage, and (3) collector-base junction capacitance, it was necessary to take all three (3) parameters into consideration when selecting the epitaxial layer resistivity and thickness. Parameters (1) and (3) improve with increasing resistivity and thickness while (2) is degraded. Based on these considerations, calculations were made and the following initial specifications for epitaxial layer resistivity and thickness were set:

Layer Resistivity -- 3.0Ω cm $\pm 20\%$ Layer Thickness -- .85 mil $\pm 15\%$ After several preliminary runs the values of layer resistivity and thickness were increased to the following values:

Layer Resistivity -- 3.2Ω cm ±20%

Layer Thickness -- 1.0 mils ±10%

The objectives of this material change were to reduce $C_{\rm ob}$ and increase $BV_{\rm CEO}$ (sustained) thereby increasing device switching speed and creating a safety margin to protect the device against catastrophic secondary breakdown during the switching cycle.

C. Surface Geometry:

The interdigitated structure shown in Figure 1 was selected because of its inherent high emitter periphery to emitter area ratio. This type of design would enhance the beta linearity, $V_{\rm CE\ SAT},\ f(t)$, and power handling capabilities of the device.

To achieve this basic goal several areas of the device construction were improved upon. These improvements were:

- 1. Optimized length, width and taper of finger design.
- 2. Tightened spacing throughout the design geometry.
- 3. Minimized area of contact pads.

To increase finger length while reducing the finger width it was necessary to increase the aluminum contact thickness and add a $P^{\frac{1}{2}}$ base contact region in order to maintain negligible voltage drops along the fingers.

The total base contacting area is 50 mils² and the emitter contacting area is approximately 100 mils².

The conductivity to the ends of the base fingers was insured by the P diffusion. This design scheme also appears

to minimize the inherent heating effects normally noted at the emitter base junction around the tip of the base fingers, i.e., close to the emitter lead.

Generally, all fingers and contact areas were tapered and rounded to eliminate hot spots and/or leakage paths. Equal spacing of all geometries at all points was another consideration.

The resulting design is as follows:

Base Area -- 2175 mil²

Emitter Area -- 1000 mil²

Emitter Periphery -- 1000 / mil

Base Periphery -- 175 mil

Chip Size -- 60 mil X 80 mil

Other areas of design criterion include circular alignment keys on each device chip and a 5 mil wide scribing path, free of oxide and aluminum.

D. Diffused Regions:

Base Region:

Several requirements had to be taken into consideration in determining the concentration levels and the depth of the base region. The BV_{EBO} requirement of 7 volts limited the base surface concentration to a maximum value of approximately 7 X 10^{18} atoms/cc.

The BV_{CBO} requirement imposed limitations on the base width-impurity gradient relationship working within these limitations; the base region was designed to yield a high gain, high f_T structure. Base surface concentration and base depth of 5 X 10^{18}

atoms/cc and 3.0 microns, respectively, was employed for these units. A base width of 1.0 micron is the design center.

Conditions for the emitter diffusion had essentially been determined by the base design criteria. The depth of the diffusion required was 2.0 microns to meet the requirement of 1.0 micron base width. A high concentration was required (~10²¹ atoms/cc) to achieve the necessary injection efficiency into the highly doped base region which is needed for high gain.

Simultaneously with the emitter diffusion an N^f band was diffused into the surface of the epitaxial collector layer in an area adjacent to and completely surrounding the base diffused junction. This band has two (2) functions. It serves to prevent channelling across the surface of the device from the base junction to the edge of the die. Secondly, it has been observed that such a band improves the gettering effects normally observed during phosphorus diffusion by virtue of its proximity to the collector-base junction.

Pf Diffusion:

Emitter Region:

The primary purpose of this additional diffusion step has been discussed under surface geometry design. There are two (2) positive aspects of design for this diffusion. The primary requirement is to achieve a highly doped conducting layer within the base diffused region in order to optimize the device parameters of r_b^{-1} , $V_{\rm BE(SAT)}$, $V_{\rm CE(SAT)}$ and beta linearity. Another important function of the P^f layer is to provide protection

against the occurrence of a surface inversion layer over the more lightly doped base region. From a negative viewpoint this region must be very carefully defined with respect to both lateral dimensions and penetration.

E. Package Design:

The original contract called for a 7/8" double-ended stud design package capable of sustaining the 100 watts power dissipation of the transistor. The thermal resistance of the device in this package was to have a maximum value of 1.75°C/Watt. The essentials of this package design are illustrated in Figure 2.

Since the beginning of the contract there have been two (2) revisions made in package design. The first was from the 7/8" to an 11/16" double-ended stud. This change was mutually agreed upon by NASA and Bendix personnel for the following reasons:

- 1. A smaller device for the NASA application was desirable.
- Bendix had already been using the 11/16" diameter package for other devices and consequently, equipment and techniques required for device assembly were readily available.

Because of the size reduction, the thermal characteristics for the device were reduced. The collector power dissipation was lowered from 100 watts to 50 watts and the thermal resistance was increased from 1.75°C/Watt to 3.5°C/Watt. Drawings of the redesigned 11/16" stud assembly are shown in Figure 3.

The second revision, replaced the 11/16" diameter stud by a 7/16" diameter stud. This change took place during the early

III. FABRICATION PROCESS

A. Starting Material

Material was ordered and received from three (3) vendors,
Texas Instruments, Monsanto and General Micro Electronics, and
was then evaluted. Devices which have been made from each of
the vendor's material had been acceptable; however, differences
in yield, distribution, and parameters did exist consistent with
the control surface topograph of the respective vendor's epitaxial material.

Since that time Bendix purchased and installed an Ecco epitaxial reactor system. A photograph of this system is included in this report as Figure 6. The epitaxial material obtained from this system had surface topography as good as material purchased from outside vendors. Hence, several of the latter devices processed under this contract were fabricated on our own epitaxial material.

A summary of the material used for the various lots is given in Table 1. The overall range of resistivity and thickness utilized during the course of this contract was 2.6 to 3.4 ohms cm and 0.67 to 1.03 mils, respectively.

B. Surface Preparation

Prior to the initial thermal oxidation step, the epitaxial wafers were thoroughly cleaned. This operation consists of the following rather universal steps:

 A trichloroethylene rinse to remove organic contaminants.

- 2. A hydrofluoric acid (HF) rinse to remove oxide films.
- Chemical treatment to remove ion impurities and to provide a light protective oxide layer.

C. Diffusions (Refer to Table 1)

1. Silicon Dioxide Layers

(a) Initial Oxide:

The initial oxide layer at 1050° C in a dual cycle oxygen atmosphere (thickness of this layer is 7000 to 8000 A°). The first cycle was a wet 0_2 atmosphere which was followed by a dry 0_2 atmosphere (2nd cycle). Both cycles are performed in the same furnace without removing the slices by using a three way stopcock. The purpose of the dry cycle is to densify the oxide grown during the wet cycle. This procedure reduced the pinholes per unit area to approximately (zero). This area is discussed in a subsequent section of this report.

(b) Base Diffusion Oxide:

During the base diffusion cycle an oxide layer is regrown over the base region to provide masking for subsequent diffusions. All diffusions were performed at 1200° C in an oxygen atmosphere. The thickness of the oxide obtained will depend upon the time and conditions (wet and/or dry 0_2) of the diffusion.

The initial lots processed under this contract underwent a three.(3) hour base diffusion consisting of a 1/2 hour wet 0₂ cycle followed by a 2-1/2 hour dry 0₂ cycle. The oxide thickness was approximately 6000 A°. As the processing continued the base diffusion time was decreased and consequently, the thickness of oxide grown decreased. The following chart lists the various diffusions, times, and conditions and the corresponding oxide grown for each case:

	Cycle Time (Min.)		
Total Time (Min)	Wet	Dry	Oxide Thickness(AO)
150	30	120	6000
120	30	90	5600
90	15	75	4400
75	15	60	4100
60	15	45	3800
60	0	60	2500

(c) Post P Deposition Oxide:

Two (2) types of oxides have been utilized after the P^f deposition, the thermal oxide and the pyrolytic oxide. The thermal oxide was grown at 1000°C and the pyrolytic oxide was deposited at approximately 725°C. A lay-out drawing of the pyrolytic oxide system is shown in Figure 7.

tolerances and geometry quality acceptance criterion. Mask imperfections such as flaws, pinholes, (spots) and peripheral defects are clearly defined by the specification 'Mask Acceptance" IN-156.

A thorough vendor evaluation was conducted at the beginning of this contract with the emphasis on capability in mask construction and mask inspection. On the basis of vendor evaluation and the quotes received, the decision was made to contract with the Qualitron Corp., Danbury, Conn.

There were three (3) shipments of masks received by Bendix.

The first shipment received was inspected and conditionally accepted to construct devices for initial evaluation. This set of masks failed to meet the spot and peripheral defect specifications and some of the dimensions were questionable.

One (1) set of masks from this shipment was returned for vendor evaluation.

A second shipment of masks were received and inspected by Bendix in early October. Those masks were rejected due to excessive peripheral defects, spots and smears. The vendor was notified and re-evaluated his handling and packaging of masks.

The third shipment of masks were received in November, which were inspected and accepted. Table 2, shows a comparison of the three (3) shipments of masks with respect to defects.

THE BENDIX CORPORATION

PROCESS SPECIFICATION

Number - IN - 156


ENDIX SEMICONULG FOR CAVISION BOUNDER, N. J.

MASK ACCEPTANCE

Pg. (1) of (2) Pgs.

A. GENERAL NOTES:

- 1. All dimensions .05 mil (50 millionths of an inch)
 exception noted
- 2. The active mask area to be a circle of 1.25" dia.



X dir + 8 (.080")patterns
Y dir - 10 (.060")patterns

3. The inspection area referred to in the specification to a circle of <u>l" dia</u>.

All patterns which fall within (better than 1/2 of the pattern is considered within) this circumference are covered by the following inspection criterion:

 $\frac{1000}{80}$ \approx 12 Xdir $\frac{+}{6}$ Patterns inspected

 $\frac{1000}{60}$ \approx 16 Ydir $\frac{+}{2}$ 8 Patterns inspected

Approximately 150^{+10}_{-0} patterns will be in the inspection area.

- 4. The cumulative tolerance of the total array of 12 patterns in the X direction and 16 patterns in the Y direction shall not exceed ± .050 mils. Registration (true position) from mask to mask to be within -.100 mils.
- 5. Asterisks (*) Radius dimensions and centers are nominal however the parallelism of the registered patterns must be maintained, i.e. spacing between registered patterns * .100 mils.
- 6. Breaks in the periphery of a pattern either into or out of the pattern are allowed if they protrude no further than the specification allows, i.e. .0001". However sharp spikes will be considered as grounds for rejection.
- 7. Grid work not critical Dimensional accuracy .0002. No spec on breaks and/or pin holes.
- 8. True position of alignment dot centers to device centers must be .050 mils, dimensional tolerance of dot .0001".
- 9. The allowable number of defective patterns within the 1" dia. inspection circle (≈ 150 patterns) not to exceed (7) seven ≈ 5%.

A CONTRACTOR OF THE PARTY OF TH	The state of the s	IN-156	ļ
2 0 1 70.	PROCESS SPECIFICATION	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
THE REPORT OF THE PROPERTY OF	Appears and the second		:
The second secon	MASK ACCEPTANCE	2 1 2 Pis	
	Annual consistence of the constants of the constant of the constants of the constant of the	2 1 2 7 15.	í
	Applied annual region with the first the Control of		;

- 9. (continued) Defects defined as discrepancies in geometry and/or dimensions, spots and pin holes (see individual mask specifications), lines, scratches, etc.
- 10. The allowable number of defective class plates shall not exceed 5% in any one shipment.
- 11. Border of glass tile to be opaque.
- 12. Mark took # and Tasue lotter on all masks and original art work.
- 13. The glass plates to be cut 2" 1/16 sq. with pattern (grid lines) parallel to the cut edges and the active mask area centered to within +0.1".

SPECIFIC SPECIFICATIONS:

- Bese Mask. Geometry rejection criterion.
 - Fin heles in the opaque (base area) greater than 0.080 mile dia. not allowed.
 - Opaque spots greater than 0.10 mils in the clear area within 0.001" of the bare are not allowed.
- Geometry rejection criterion.
 - Pin holes in the opaque (P area) which are greater than 0.20 mils dia. are not
 - Opaque spots greater than 0.10 mils dis. in the clear area are not allowed. Clear area defined to be all clear area within 0.002" outside P geometry.
- Emitter. Geometry, rejection criterion
 - Pin holes in the opaque (emitter area) greater than 0.080 mils dia. not allowed.
 - Opaque spots greater than 0.10 mils dia. in the clear area are not allowed. Clear area defined to be all clear area within .0005" inside guard ring.
 - Guard ring dimensional tolerance .0001". Pinhole spec does not apply to guard ring.
- 4. Contact Cut: Geometry rejection criterion
 - a. Pinholes in opaque (Contact Out Areas) greater than 0.20 mils dia. not allowed.
 - b. Opaque spots greater than O.IC mils ida. in the clear area are not allowed. Clear area defined to be all clear area within 0.0015" outside contact geometry.
- 5. Al Contact Cut. Geometry rejection criterian
 - Pin holes in opaque (area to be etched) greater than 0.10 mils dia. not allowed. Opaque area defined to all ogaque area within 0.0015" outside al contact geometry.
 - b. Opaque spots greater than 0.20 mils dia. in the clear areas are not allowed.

2. Oxide and Aluminum Etch:

The present system utilizing Kodak KPR-KPL at high spinning speeds appeared to offer advantages in etch resistance, adhesion and definition. Micro-filtration of all chemicals and minimum handling of wafers in process resulted in cleaner reproductions and enhanced yield. The Micro-Mechanics alignment and exposure system had the alignment tolerance and exposure conditions deemed necessary. Development was accomplished in standard Kodak chemical baths. Etching of the wafers was done in an ammonium fluoride - HF etch.

Coating and alignment (exposure) operations were in absolute filter dust boxes while all other operations were in 0.5 micron dust boxes.

Photo-micrographs of the geometric reproductions are shown in Figures 8 and 9.

Etching of thick aluminum layers was accomplished by using KTFR (Kodak Thin Film Resist) and a phosphoric - nitric - H_2O etch. The adhesion and etch resistances of the KTFR ideally suited it for this operation. There have been two (2) techniques evaluated for this operation.

The first technique used was photoresist followed by complete etching of the aluminum. However, due to the thickness
gradient of the deposited aluminum, the etching resulted in
undercutting of the contacts on the thinner side and bridging
of contacts on the thicker side. This problem led to the conception of the second technique which was used for fabrication
of the final devices.

After the aluminum is deposited the wafer is photoresisted using the KTFR system. The wafer is then placed in the aluminum etch solution for a time long enough to remove approximately 30% of the aluminum. The photoresist is then removed and the wafer is re-photoresisted using KTFR. It is again placed in the etch solution where the remaining aluminum is removed. This method has drastically reduced undercutting and eliminated bridging. Figure 10 shows the comparison between the two (2) methods of etching aluminum.

Resist removal is accomplished in hot sulphuric acid solutions and/or in commercially available resist strippers.

F. Surface Passivation

The use of thermal oxides in planar processing can be improved through densification and/or combination with pyrolytic technology. A good gauge of oxide quality is the number of pinholes/unit area. In order to test the various oxide techniques, a chlorine etch system was designed and constructed. Thus, any flaw or imperfection in the oxide will permit etching of the silicon subsurface by gaseous chlorine.

The use of a thermally grown dry oxide for the subsequent lots processed has proven quite successful. However, the pyrolytic oxide was advantageously employed as the final device layer. The process was carried out at a lower temperature, and therefore, junction travel was minimized. In addition, the silicon dioxide layer formed by the pyrolytic process does not require silicon surface atoms but is provided totally by the thermal cracking of an organo silane compound.

vendors (National Beryllia and Mitronics) who had supplied
Bendix with 11/16" packages. However, none of the packages
received were acceptable. There were two (2) problems with
all packages received: (1) the beryllia pad would crack
from the heat of die mounting and/or (2) the metallized
patterns would blister causing poor wetting of the die to
the pad and in turn thermal resistance problems. With no
acceptable 11/16" packages being acquired NASA and Bendix
personnel agreed to further reduce the package size to 7/16".
These changes are more thoroughly discussed in Section II E.

The die mounting operation was performed in a dry box using eutectic mounting techniques. Results indicated little or no degradation of electrical characteristics and uniform, low thermal resistance measurements.

Initially, wire was used to bond to the emitter and base contacts. This bonding was of the thermo-compression type. However, this method of bonding (10 mil wire to emitter) was introducing pressure across the fingers of the device which tended to degrade emitter-base characteristics.

Experiments were then conducted using a flat ribbon (10 X 4 mil). This method proved very feasible and was used for both the prototype and final devices. Two, 2 mil wires were used to bond to the base pads. Bonding experiments produced bonds which withstood an axial pull great enough to break the wire.

The doming of units was accomplished by the resistance weld method in a dry box.

IV. TEST METHODS AND TRANSISTOR

IV. TEST METHODS AND TRANSISTOR EVALUATION

A. Introduction

The function of the Applications Department was to evaluate the transistor static and dynamic characteristics, design and build any special test circuits necessary for evaluation, and to assist Development Engineering in transistor design.

Switching circuits were developed and constructed to evaluate the switching capability of the transistor. A total of four (4) switching circuits were designed, with each successive circuit containing an improvement.

Device characteristics were tested according to the NASA specification.

Transistors were evaluated as development-lots were made available. Parameter deviations from specification were noted. Development Engineering made appropriate changes in design or processing to have the parameter satisfy the specification.

The transistors were also evaluated in high frequency power amplifier circuits to estimate their potential as high frequency power amplifier transistors.

B. Switching Circuits

1. Circuit Design Considerations

The design considerations for the applicable switching circuit are of utmost importance to realistically measure the actual switching time of the device. The following criteria were established for circuit design:

- a. Demonstrate the switching capability of the device.
- b. Adjustments minimized during testing of a large number of units.
- c. The unit under test should be plugged into a socket, no soldering should be required.
- d. Parasitic reactances must be avoided. All leads should be as short as possible.
- e. Reproducibility of the circuit.
- f. One circuit should be used to measure "on" and "off" time.

2. Circuit #1 and Circuit #2

Initially, two (2) test circuits were designed to evaluate the transistor switching characteristics. Circuit #1 (Figures #13 and #14) was the resulting design for "ton" evaluation, and Circuit #2 (Figure #15) for "toff" evaluation. Separate circuits for "ton" and "toff" were designed to obtain optimum switching characteristics for each parameter.

A Baker clamp was utilized in the circuit (Figures #13 and #15) to minimize storage time. The main purpose of this feedback clamping technique was to keep the collector-base junction from becoming forward biased when the on-drive pulse was applied to the input. Diodes D_1 and D_2 formed the Baker clamp, and kept the transistor out of saturation. The voltage drop across the diodes is such that the collector junction can never become forward biased and any base driving current in excess of that required to bring the transistor to the edge of saturation is simply channelled

around the base through the upper diode.

The use of a Baker clamp slightly complicates the design because the device specifications must be such as to keep the transistor out of saturation for worst case conditions. The storage time problems are now transferred to the diode which must have a much faster recovery time than the transistor if the Baker clamp method is to be of value.

Figure 14 shows the original "ton" Circuit No. 1 with the diodes removed. The "ton" was also measured in this circuit. The switching time was slightly better than that measured in circuit Figure #13.

The diodes initially used in the clamp circuit were specified as having 4 or 5 nanosecond recovery times.

Faster diodes were not available from stock at the time of the circuit design. The diodes tended to increase the collector turn-off time. Future circuits must have faster diodes.

Care was taken during physical layout of the circuit to minimize parasitics. All leads to the external bias supply were bypassed with suitable capacitors to keep circuit lead inductance to a minimum.

At the time of development of Circuits #1 and #2, a satisfactory transistor socket was not available, and the transistor under test had to be soldered into the circuit. An investigation into the design of a socket suitable for this application was undertaken. The socket had to provide short lead lengths from the circuitry to the transistor pin

connections, and shielding between input and output for isolation. Utilization of a test socket would enable testing of devices to be conducted in a more efficient manner.

The current transformer, T_1 , in each of the circuits was used to monitor the base current. In this manner, the diode clamping action was observed and the required base current was determined from this observation.

In the turn-off circuit (Circuit #2), reverse bias was applied to the transistor base terminal through a 5 ohm resistor.

Test Circuits #1 and #2 provided valuable data and design insight for redesign and improvement of the test circuits.

3. Circuit #3

A third test circuit was constructed which incorporated many new features not present in the original two circuits.

The main reasons for redesign of the test circuits were:

- a. Eliminate the necessity of two test circuits, (one for "ton" evaluation and another for "toff").
- b. To provide a more efficient method of placing the transistor in the circuit (a socket was used).
- c. To allow observation of the fastest switching time possible.
- d. Further reduction of parasitic effects.

. 1

Parasitic inductance and capacitance were minimized by careful location of parts in the circuit. The circuit parts were carefully selected and high frequency non-inductive resistors were used. All circuit lead lengths were minimized. Insertion inductance, resistance, and capacitance due to the current transformers were eliminated by monitoring the base and collector current with a voltage probe. The current probes used in Circuits #1, #2, and #3 were not used in Circuit #4.

Circuit #4 contained the same type transistor socket as the one used in Circuit #3.

Due to the pulse generator impedance of 50Ω , the input of switching Circuit #4 had to have an impedance of about 50Ω . The generator incorporated a charge line, and mismatch of generator to circuit would cause reflections. Matching was accomplished by resistor R3 in series with a resistance having a value

$$\begin{bmatrix} R_7 & \beta \left(\frac{I_C}{I_B} = 10 \right) \end{bmatrix};$$

i.e., resistor R_3 in series with resistor R_7 times the forced β of the transistor in the conducting state.

To isolate direct current from the pulse generator, during the absence of the "on" pulse, a blocking network of R_1 , R_2 , and C_1 was placed at the input of the circuit. The resistors R_1 and R_2 were $1K\Omega$ resistors and served two purposes. The first was to present a high shunt impedance to the generator and eliminate a mismatch between generator

and the 50Ω circuit input-impedance; the second purpose was to provide a discharge path for capacitor C_1 .

A clamping network consisting of R_4 , D_1 and C_2 limited the load current flowing through R_7 to 10 amperes maximum.

The reverse bias network consisted of resistors R_5 and R_6 , capacitor C_3 , and inductor L_1 . After the input pulse is removed, the capacitor C_3 acts like a 5V battery, sweeping the stored charge out of the base-emitter region. Capacitor C_3 helps achieve a faster collector turn off time. During the initial part of the turn-off time the inductor L_1 acts like a current source.

The input drive was obtained by placing a non-inductive 500 resistor across the pulse generator. The generator voltage was adjusted for a current of 1.0 amperes. The resulting generatory voltage was 500. The generator, with pulse amplitude unchanged, was then connected to the switching circuit input.

In order to experimentally determine the operation of all the circuits—described the BIG LEAF transistor was used. The switching time for Circuit #3 was better than that obtained in Circuits #1 and #2. Table #3 presents actual switching time data of individual devices in Circuits #3 and #4. This data demonstrates that the switching capability of the transistor element is in the 5 nSec. range but the circuit effect adds to the time.

Because of circuit limitations, a device design must have switching speeds of 1 nSec. to achieve 5 nSec. circuit switching time.

C. Characteristics

1. Power Dissipation

Transistor collector power dissipation was determined for transistors in the TO-61 (11/16" stud) and the TO-60 (7/16" stud) isolated packages. It was feit that for large production quantities the maximum thermal resistance from junction to case for these two package types should be as follows:

TO-60:
$$\theta_{\rm JC} = 4^{\rm o}{\rm C}/{\rm W}$$

These values were based on power dissipation tests performed in a temperature controlled environment. Table 4 presents the catastrophic failures versus power dissipation of ten TO-61's and ten TO-60's. The case of each transistor was kept at a temperature given by the thermal resistance junction to case and $T_{\rm J}$ * 200°C according to the formula

$$T_J = T_c \neq P_c \theta_{JC}$$

$$T_c = T_J - P_c \theta_{JC}$$

for TO-61:
$$T_c = 200^{\circ}C - P_c = 3.5^{\circ}C/W$$

for TO-60:
$$T_c = 200^{\circ}C - P_c 4^{\circ}C/W$$

Figure #20 shows the power derating curves for the TO-61 and TO-60 packages based on test results of Table 4.

2. Parameters

Device testing was performed with appropriate test equipment. All measurements were made at $T_{\rm J}$ = 25°C unless otherwise stated. The test methods used are given in the Appendix.

As a summary, key parameters are plotted in Figure 21 through Figure 24 as a function of fabrication lots. Additional typical data is presented in Test Report Number 1. h_{fe} versus I_C at 50 Mc is shown in Figure 25 for a typical transistor of the final production units. The different production lots show an overall improvement of h_{FE} with other parameters changing but still within specifications. High h_{FE} at I_C = 10A is essential to improve the switching time.

D. VHF Applications

Some transistors of the final production units were evaluated in high frequency power amplifiers to show their potential capability for this application. Measurements were made using the following circuits:

50 Mc Class A: Figure 26

50 Mc Class B: Figure 27

100 Mc Class B: Figure 28

Typical performance data is included with each amplifier circuit diagram. Additional data is plotted in Figure 29 through Figure 31 for operation in the 50 Mc Class B amplifier. The results show that the developed transistor is not only a good switch but also a good linear amplifying device.

E. Final Production Units

The fifty (50) final production units were evaluated to specification. The data for all required parameters is presented in Test Report No. 2 through Test Report No. 4. All parameters are well within the required specification with exception of $V_{\rm CEO}$ and switching time. All units meet the required $V_{\rm CEO}$ of 50V. The switching time exceeds the 5 nSec. limit; however the time in excess of 5 nSec can be attributed to designing and testing in a fast switching circuit rather than to the capability of the transistor element. A continued circuit design effort and elimination of circuit parasitic reactances could possibly demonstrate the actual device switching capability.

V. PERSONNEL

V. PERSONNEL

A. Project Manager

Mr. Albert Schrob served as project manager through Phase I of this contract. At that time, Mr. Schrob's position was that of Development Engineering Manager and he reported directly to Mr. Hy Newman, Chief Engineer of the Bendix Semiconductor Division. During the course of the program Mr. Schrob transferred to the Eclipse Pioneer Division of Bendix.

Mr. Charles F. Carroll replaced Mr. Schrob as Development
Engineering Manager and served as project manager throughout the
completion of this contract.

B. Key Technical Personnel

The following key personnel have performed the work required for the design and development of subject semiconductor switch contract. Resumes of experience and eductional backgrounds are included.

BALTHASAR, PETER

Realgymnasium Stuttgart, Germany 1951

B.S. (Abitur)

Dipl. Eng. Technical University of Stuttgart, Germany 1957

M.S.E.E.

Rutgers University

Graduate Work

Mr. Balthasar is Manager, Applications Engineering Department, Bendix Semiconductor Division, and is responsible for testing and evaluating semiconductor products, electrical test specifications, development of transistor applications and field engineering. He joined the Bendix Corporation in 1959 as an applications engineer.

BRYAN, WILLIAM SCOTT

U.S.A.F. Technical School

Basic & Advanced Tacan Maintenance

Monmouth College

Electrical Engineering 1960-1963 & Present

Since joining Bendix in 1963 Mr. Bryan has assumed responsibility for supervision over photo-resist and evaporation operations related to processing of silicon planar epitaxial transistors and integrated circuits. He has written several papers describing improved photo-resist techniques.

CARROLL, CHARLES F.

Carnegie Institute of Technology

B.S. Ch. E. 1953

Carnegie Institute of Technology

Post Graduate Work 1956-1958

Mr. Carroll is manager of Development Engineering. Prior to joining Bendix, Mr. Carroll was employed by the Molecular Electronics

Division of Westinghouse as a senior Design Engineer. He was with

Westinghouse from 1959 and worked primarily in the fields of silicon

power transistor development and silicon integrated circuitry. He

has several patent disclosures in these fields. From 1956 to 1959

he was associated with the Gulf Research Development Company as a

project engineer in the Refinery Processes Section. Mr. Carroll

served as a Signal Corps officer in the U.S. Army from 1953 until

EHRENBERG, NATHAN S.

Cooper Union

B.S.E.E. 1934

Mr. Ehrenberg is Pilot Line Manager for silicon planar devices.

He has performed developmental work on the Bendix silicon high frequency varactor diode program. He was previously associated with the Amperex Electronic Division of North American-Phillips Corporation as Production Manager for germanium diodes. He was associated with Clevite Semiconductor as Manager of Materials Production on silicon and germanium materials. He was also Product Engineer for Western Electric Company and worked on their silicon carbide varistor and quartz crystal devices programs.

HENRY, PETER

Lafayette College 1952

B.S. Biology

Monmouth College 1961

B.S. Chemistry

Mr. Henry is responsible for metallization, dicing, and assembly techniques used for this contract. Since joining Bendix in 1957 he has done development work on germanium power transistors primarily in the areas of surface studies and assembly. More recently he has been concerned with evaporation and assembly of silicon planar power transistors. Prior to joining Bendix he was employed in chemical research work for the Celanese Corp.

HOLLANDER, SIEGFRIED

1st U.S. Army Signal School

Basic Radio Technology

1957

7th U.S. Army Signal School

High Frequency AM-FM Transceiver

1960

Radiological Equipment

1961

Monmouth Technical Institute

Transistor Circuitry 1964

Mr. Hollander has been employed by Bendix Semiconductor Division since 1962 as an Applications Technician. His experience includes evaluation and application of various silicon transistor devices.

Prior to joining Bendix, Mr. Hollander served in the U.S. Army as communication N.C.O. His work included Third Echelon AM-FM Transceiver And Communication Equipment Repair.

MAKRIS, GEORGE

Monmouth College

Physics 1960--Present

Mr. Makris is presently attending Monmouth College evening classes working towards completion of requirements for a B.S. in Physics.

Since joining Bendix in 1962, he has been engaged in the development and processing of planar epitaxial silicon transistors and integrated circuits. With respect to this contract, Mr. Makris' duties have involved primarily the diffusion and surface passivation of wafers.

NEWMAN, HYMAN

Newark College of Engineering

B.S.E.E. 1959

Newark College of Engineering

M.S.E.E. 1962

Mr. Newman is Chief Engineer, and is responsibile for the Research and Development Department, Applications Engineering Department, and Mechanical Engineering Department, testing and evaluating semiconductor products, electrical test specifications, development of transistor applications and field engineering. He joined the Bendix Corporation in 1957 as an engineer in charge of testing and evaluation of silicon power rectifiers, determination of ratings and specifications, and correlation of special transistor circuit information. From 1952 to 1957, Mr. Newman worked as an electronics instructor with the Department of the Army Signal School and as a research and development engineering assistant with the responsibility for the evaluation of telephone carrier communication equipment.

WILSON, STANLEY

Monmouth College

B.S.E.E. 1963

Newark College of Engineering

Graduate Studies

Mr. Wilson has been employed by Bendix Semiconductor Division since 1963 as an Applications Engineer. During his employment with Bendix he has worked on various silicon transistor high frequency-high power applications, transistor evaluation, and circuits to extend the range of evaluation of transistor parameters.

WORCHEL, GERALD

RCA Institute, NYC

Polytechnic Inst. of Brooklyn

Advanced Electronics 1961

Electrical Engineering and

Physics

Mr. Worchel is responsible for the processing of wafers for this contract. Since joining Bendix in 1964 he has been responsible for diffusion and wet processing studies for advanced devices and integrated circuits. From 1961 to 1964 he was employed by Bell Telephone Laboratories. His work there consisted of the design and development of integrated circuits and ultra high frequency, low power semiconductor devices. While there he was instrumental in the development of a glass isolated integrated logic circuit, a 10 gigacycle switching transistor and a computer diode with a recovery time of less than 10⁻¹⁰ seconds.


The following engineering personnel have left the employ of the Bendix Semiconductor Division:

- R. Reber
- C. Rivera
- A. Schrob

APPENDIX

APPENDIX: TESTS

SYMBOL	CIRCUIT OR EQUIPMENT	MIL STD 750-METHOD
c _{1b}	Boonton Electronics RF Admittance Bridge Model 33A-S5	
С _{ор}	Boonton Electronics RF Admittance Bridge Model 33A-S5	
h _{FE}	Baird Atomic NC-1 tw = 300 Sec d = 2%	
h fe	General Radio 1607-A Bridge tw = 300/M Sec, d = 2%	
I _{CES}	Figure A-1	3041
¹ ево	Figure A-2	3026
RCE (SAT)	Tektronix 575 Scope	
ton	Circuit #4 Figure 19	
toff	Circuit #4 Figure 19	
VBE(SAT)	Tektronix 575 Scope	
VCВО	Tektronix 575 Scope	
VCEO(SUS)	Figure A-3	
VEBO	Tektronix 575 Scope	
θ _{JC}	Bendix TR1-A	




MADE IN B. S. A.

O X 10 PER INCH

TD-21205 -A

LIME 1 -





- TANGENT RADIUS (TYP) .465 .455 .010 ME-1560-2 (3) REQ'D .059 .056

.717 DIA . .863 .713 DIA . .860 .50C B.C

-.041 D.A. -PF-1560-3 CM-1560 BERLOX

.060 ME-1560-3 C.R.S. <u>.161</u> .151





NATIONAL BERYLLIA CORP.

HEX. NAIL HEAD ASSY OUTLINE

LE 211

PU DUIMASO A-1560


ES-119

NOTE:


- I. WELLD RING MUST BE VACUUM TIGHT, LEAK PATE MUST NOT EXCEED 1x10-8 CCXSEC. 2. UNTHREADED PORTION 4 STUD TO HAVE
- A DIAM: of .225/.220
- 3. THIS PART AS RECEIVED MUST PASS HYDROGEN EMBRITTLEMENT TEST AS
- OUTLINED IN ASTM B 152-52 4. STUD MUST WITHSTAND 60 IN-LBG AP-PLIED RADIALLY AFTER ONE HOUR
- 504√K @ 450°C. 5. SHADED AREA SHALL BE .COUR MIN.
- GOILD FLATED ON .0005 TO ODIO MOLY MANGANÉSE .050RT
- METALLIZED ON Be O 16.015 THICK SILVER 99.9%
- PURE BRAZED AS SHOWN. 533 D 7. ASSEMBLY SHALL WITH-STAND 500°C IN Nº FOR 5(FIVE) MINUTES WITHOUT EVIDENCE OF BLISTERING,
 - PEELING, CRACKING OR DISCOLORATION.

350D

10 -7822 OI



•			
UNLESS OTHERWISE SPECIFIED	SCALE	4:1	
1. REMOVE ALL BURRS AND SHARP EDGES MAX.	DRAWN	wing.	T
2. ALL CORNERS SHALL HAVE FILLETS OF RAD (APPROX TRUE).	CHECKED	∓ <u>-</u>	1
3. TOLERANCES ON LINEAR DIMENSIONS (INCL HOLES):	M. E.	15.4	†
2 PLACE DEC. ±.010: 3 PLACE DEC. ±.005: FRACTIONS ±.015: ANGULAR ±½° EXCEPT ±5° ON 45° CHAMFERS LESS THAN .040	ENG.	12:	1
4. THREAD LENGTH DIMENSIONS ARE FOR FULL FORM THREADS.			1
5. ROUGHNESS NOT TO EXCEED THE FOLLOWING MICROINCH VALUES			1
FOR: MACHINED SURFACES : SURFACES MARKED	TITLE	FL	Α



NOTICE TO PERSONS RECEIVING THIS DRAWING: THE BENDIE CORPORATION CLAIMS PROPRIETARY RIBITS
IN THE MATERIAL DISCLOSED HEREON. THIS DRAWING MAY NOT BE REPRODUCED WITHOUT WRITTEN PERMISSION FROM BENDIX. NEITHER THIS DRAWING NOR ANY REPRODUCTION THEREOF NAY BE USED TO
MANUFACTURE ANYTHING SHOWN HEREON WITHOUT PERMISSION IN WRITING PRON BENDIX TO THE
USER SPECIFICALLY REFERRING TO THIS DRAWING.

NOTES:

1. WELD RING MUST BE VACUUM TIGHT. LEAK RATE MUS
2. STUD NIUST WITHSTAND 25 IN. LBS. APPLIED RADIA
3. PLATING AS OUTLINED IN FP-6, FP-6A & FP-32, FP
4. SHADED AREA SHALL BE. OOOZ MIN. GOLD PLATED O





FIG. 4


1

V - 9055/

T NOT EXCEED IXIO⁻⁶ CC/SEC. 9LLY AFTER ONE HOUR SOAK @ 450°C -32A N.O3O5 TO,OOIO MOLY MANGANESE METALLIZED ON I




0.1223 0.112KW/32 37 2011 123	SCALE	0.	/
1. REMOVE ALL BURRS AND SHARP EDGES MAX.	DRAWN	GLM	7
2. ALL CORNERS SHALL HAVE FILLETS OF RAD (APPROX TRUE).	CHECKED	wip	7,2
3. TOLERANCES ON LINEAR DIMENSIONS (INCL HOLES):	M. E.		Τ
2 PLACE DEC. ±.010; 3 PLACE DEC. ±.005; FRACTIONS ±.015; ANGULAR ± ½° EXCEPT ±5° ON 45° CHAMFERS LESS THAN .040	ENG.		T
4. THREAD LENGTH DIMENSIONS ARE FOR FULL FORM THREADS.		1	Τ
5. ROUGHNESS NOT TO EXCEED THE FOLLOWING MICROINCH VALUES			Г
FOR: MACHINED SURFACES : SURFACES MARKED	TITLE	<u> </u>	
ARROWS OR SOME LETTERS, E. G. (A), MUST BE HELD CONCENTRIC,	i		_/



NOTICE TO PERSONS RECEIVING THIS DEALWING: THE BENDIX CORPORATION CLAIMS PROPRIETARY RIGHTS IN THE MATERIAL DISCLOSED HEREON, THIS DRAWING MAY NOT BE REPRODUCED WITHOUT WRITTEN PERMISSION FROM BENDIX, NEITHER THIS DRAWING MOR ANY REPRODUCTION THEREOF MAY BE USED TO MANUFACTURE ANYTHING SHOWN HEREON WITHOUT PERMISSION IN WRITING FROM BENDIX TO THE USER SPECIFICALLY REFERRING TO THIS DRAWING.


NOTES: I.USE NO SULFUR BEARING LUBRICANT IN FABRICAT 2. ALL SEALS SHALL MEET THE REQUIREMENTS OF 3. PLATE AS PER FP-6, FP-6A & FP-32, FP-32A

THE PARTY




V - 7L090


TION IF IN-145




UNLESS OTHERWISE SPECIFIED 8. SCALE Glm DRAWN MAX. 1. REMOVE ALL BURRS AND SHARP EDGES ... _ RAD (APPROX TRUE). CHECKED wo 2. ALL CORNERS SHALL HAVE FILLETS OF... 3. TOLERANCES ON LINEAR DIMENSIONS (INCL HOLES): M. E. 2 PLACE DEC. ±.010; 3 PLACE DEC. ±.005; FRACTIONS ±.015; ENG. ANGULAR ± ½° EXCEPT ±5° ON 45° CHAMFERS LESS THAN .040 4. THREAD LENGTH DIMENSIONS ARE FOR FULL FORM THREADS. 5. ROUGHNESS NOT JO EXCEED THE FOLLOWING MICROINCH VALUES FOR: MACHINED SURFACES. 🚅 SURFACES MARKED 🌉 TITLE 6. SYMBOLS 💽 , 🗘 AND 😑 SHOW THAT SURFACES INDICATED BY ARROWS OR SOME LETTERS, E. G. (A), MUST BE HELD CONCENTRIC, SQUARE OR PARALLEL RESPECTIVELY WITHIN THE LIMITS SPECIFIED.

2







PYROLYTIC OXIDE FURNACE

Figure 1




FIGURE 8. The above photo-micrograph is a 60% magnification of the new goemetry through the contact opening stage. Emitter and Contact cut operations have been performed.




FIGURE 9. A 480% magnification of finger edge on Figure I geometry. The tightest line spacing is 0.1 mil.

Fig. 10A -- 30,000 A of Aluminum KTFR, Etch of half of aluminum, remove resist and re-KTFR, etch remaining aluminum at 60%




Fig. 10B -- 30,000 A° of Aluminum KTFR, etch off half of aluminum, remove resist and re-KTFR, etch remaining aluminum at 1000X





Fig. 10c -- 50,000 A° of Aluminum Two 25,000 A° aluminum depositions and two subsequent etches at 50X



Two 25,000 A aluminum depositions and two subsequent etches at 300X

DOUBLE SHOT ALUMINUM




FIGURE 11A

"BEFORE"

SI O₂ MASKED WITH KTFR AND ETCHED WITH BUFFERED HF





FIGURE 11B

"AFTER"

SAME SAMPLE AS 3A AFTER ADDITIONAL CHLORINE ETCH



12a. Pyrolytic oxide deposited in old system. Dark spots represent pinholes.



12b. Pyrolytic oxide deposited in new system. Dark spots represent pinholes. 200X

FIGURE 12
Chlorine Etch Test of Pyrolytic Oxide




FIGURE 13 CIRCUIT NO . 1 ORIGINAL "ton" TEST CIRCUIT






FIGURE 14 CIRCUIT NO. 1. ORIGINAL "ton" TEST CIRCUIT
WITH D1 AND D2 REMOVED



CIRCUIT NO. 2, ORIGINAL "toff" TEST CIRCUIT

FIGURE 15






FIGURE 18 BOTTOM VIEW (COVER REMOVED)


COMMON COLLECTOR, SWITCHING CIRCUIT

F16. 19

MADE IN U

FON BER DIX OF

						I E [
			.			75.5
			Nee S	U		CUR
				N)		YPICAL
						7
					300 45 5	T SW
			T :		# H H H H H	hsel
					E WID	1,5
					: PWLSE	FKURE
					MHZ DC BIAS	
					50 SED	0
4	6	 		 	4 6	
1		1 1 1			.4	0



1 TURN FROM RFG (43) SIDE 14 TURN FROM RFC (43) SIDE 1" ID 4.18 Long COLLECTOR TAP 6 TURNS # 10 WIRE






FIGURE 28 SCHEMATIC DIAGRAM - 100 MAZ POWER AMPLIFIER

TO ME CLASS & AMPLIFIER IN The STUD (HE) NASA (REGULAR 1300-22





LOT PROCESSING TABLE

	Comments	- 10	ď	o after	om, Her	0 4 + + e +	611/H¢		40,00	i i	\(\(\cent{\cen{\cent{\cen{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cen{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cen{\cent{\cen{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cen{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cen{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cent{\cen{\cent{\cent{\cent{\cent{\cent{\cen{\cent{\cen{\cen{\cen{\cen{\cen{\cen{\cent{\cen{\cen{\cen{\cen{\cen{\cen{\cen{\cen	Chonnels			*******					LE punch.		4	
O, storion Final Oxidetion	Thickness	oxide	5-000	2700	2300	2000	508	2005	5000	3000	3000	3000	3000	0009	6000	0 . 0 9	0009	7009	0005	1	000 9	00009	• • • • • • • • • • • • • • • • • • • •
Fina 1	7400	pene Freted	Pyrilytic	Therma!	Recmol	Fright	Pyr. lyte	14 voly In	19 m. 19th.	Thermal	T46,000)	Thermal	Thermal	A Total lythe	yr. 47.0	17.017.	Prolytic	Paretate	Brilyte	1	Pyrolythe	Fy 1yTic	Py 17 To
4401130	W8 (1)	L	ι _κ :	>	ر ا	1,1	اما -	٠.۶	5.7	۲. ۲	7:	4.0	1.2	ار ا	٦٠,	6.7	٠,	0	3	j	7.7	3	3
Em, Her 0,	~	4/1/2 11.11	۲. س	0 %	4.	». %	3, 6	3 . 3	53 53	7.7	2.7	~	2.7	, t	, ,	; ;	7 . 7	÷ ;	* ÷	1	7:7	2.2	ų ,
£	م ح	p + 0	897	2.40	72.27	75.7	15.7	81 6	7 0 4	2.63	3.5.5	3.23	4.25	4.84	5.27	3.48	2.30	73 3	2.5	5.44	30	66.5	3.62
***	Daide Thickness		£000°;	2700	2700	2000	di stusion	2500	0005	7 900	7	2000	2002	5000	0005	2000	0005	3000	2000	5	5.000	3000	\$ 3
D, Sfusion	(~) (X	8 1	6.0	6.3	6.0	6.9		2.3	0.1	0.1	9.0		0	0.1	su	1.0	2.0	•	٥.,	3	0	3	~
* 0	น้	6.5-6	\$ 11.3	13.1	2, 7	t :	s ²	37	ر ا خ ا	15.8	7 4. 5	15.4	15.4	12.1	1.21	11.7	12.3	. 2 . 3	12.3	12.7	12.3	12 - 3	\h. \. \. \. \. \. \. \. \. \. \. \. \. \.
Diffusion	Oxide Thickness	54004	6200	6200	6200	2600	2600	5600	20003	4800	1000	000	0084	008+	1800	4800	2600	1100	+ 400	3600	2500	2500	3 4 7
	_	3.6	2:	۲.	173)e 5	4.00	し チ	3.4	3.6	ş. 6	3.6	3	3.6	3 6	3.6	۳٠ ٠	۲.۶	3.0	t . t	3.0		۲. ۲
Base	٩	182	131		131	* 1	811	24.5	721	711	362	3.	289	577	199	704	213	9 6	704	757	131	, <u>></u>	272
40000	t(A.), Vindor	7.I	TI	Horsento	M	LI	TI	TI	II	11	II	0 3 6	11	17	Mun, ant.	Bend 1x	Acresto	GME	TI	11	Be-11.	Sec. dix	T,
Starting Muterial	t(A.15)	.73	.7	. 67	30 9	52'	.75	11	.97	0	10.1	٠ هد کا	3	÷	76	.98.	***	.88.	1.0.1	1.0.1	اب د	. 4°	\$ 6.
2,42,4	ما	9 . 2	80	3.07	3.05	ŭø ∼⁄	2.8	3.2	× 0	3, 4	<i>`</i>	3.2	5. c	~ ~	ري ري	3.0	7.8	7. 7	3,1	7 . %	٠ ښ	٠. د	o ñ
,	lurpose of Lot	Withelman - New masks	I without our for evaluation	(effect of voriation)	(in base width)	(effect of pr)	(d, + 3,5,00m)	buse diff	Shallower bose depth	stullener bose dep th.	For Party type units	For prototion units	Ker Proto tree units	For Prite type reits	Occper Pt differen	Evaluate Internally grown	shallower base don'th	Narrower Base W. dth.	Shellower to se depth	Stallower bose depth.	Dry Oz Lore d. Ffurion	Final duits	to do pralification price to the base diff
Process	Lot No.	+0000+	4000-5	* 3 - 000 t	4000-68	W1 - 000 +	86-000+	* - 000+	6-0004	01 - 000+	11 - 0004	4000 - 12	# · - BO 2+	+1 -0000	4000 - 17	91 - 0004	4000-17	¥1-000+	4000 - 19	4000 - 10	17-0004	4000-22	4000-23

	•			
C N F N		7 . 5		
SWITCHING 1	TRANSISTOR	Balty Valsa Sv.		
	NAL PRODUCTION	 		+
TRANSISTOR No.	CIRCUIT AND 3	CIRCUIT No. 4 tow toff		
	15 3	7 6		
2	17 11	8 7		
3	15 9	7 6		
	76	8 7		
5.	75 11	8 7		
6	16 11	7 7		
7	<i>IS</i> 9	7 6		
B	15 11	8 7		
3.	17 11	7 .7		
10	15 9	7 6		
PARISON A	Saw (Te Minos)	Curcuits Me		
TO I STATE OF			\$.We 7	
	THELE 3			
				-

ICX IC PER INCH

MADE 'N U. S. A.

								+ +	-	- 1					+ + +				1		****						1			+				
			+ + + + + + + + + + + + + + + + + + + +							4		+ + + + + + + + + + + + + + + + + + + +								* 1		*	-		, -4 , -4 -7		. :			6 - 4			· · · · · · · · · · · · · · · · · · ·	
				1														· · · · · · · · · · · · · · · · · · ·						-										
 							2		: ;	74		į.	n.	-	<u> </u>	3		1		· ·		m			1						-			
							09		1 .	123		· • •	1	-		0/- 5		1			IRE	7			1				.	•				*
		L		::			05 06			0/			4	+	<u>: .,</u>	57 - 09	-	- 0	-		IC FRILL	0			1		- · ·						-	
		ION TE		- 4			3.5		•	00	-	•	ر. م		. :	 6		04 09			STROPH	က —						 - -			7			
		SSIPHTION		+ +			30	-		9		1	1	+	· ·	35		80	-		HVINE CHTHSTROPHIC FRILLIRE	0	+		~					·	THRLE			- •
 		POWER DI	† · · · · · · · · · · · · · · · · · · ·	: i -			25					• 1	5			172.5		100			TS HAYIN	0			0									
										, ,	.	: .	7	-+		130		120			OF UNITS H	0			o					•				
 			:			:	E		•				<u> </u>	+		<u>,</u> - -	-	[6]			\$		۲		×1					•			-	
 	• •			: !						/cE		1	H	-	<u> </u>) / to		7	1			0 / 19			60 MITS						•			
				+ + +			, .		•							76-6	· ·	4				 70-61	,		70.	1			-					•
				· · · · · · · · · · · · · · · · · · ·			: 4 - 4 - 1	+		- , - , 																- 1					•			
		:	•	17	1	•	· :				4 1		: : : :	•	· ·					,						-1						3 1	* .	
			:		1			:	•	:		. L	+ + + + + + + + + + + + + + + + + + +	• -		· · ·													; ; ;					

	-	
ENG. FILE	1_	

THE BENDIX CORPORATION

BENDIX SEMICONDUCTOR DIVISION HOLMDEL, N. J.

Test F	Report No	<u> </u>	<u> </u>
Date (of Test		
_			

Title

TYPICAL VALUES BYLOT COMPARISON

T No.	VCEO	(38F)	V2E (541)	PFE	fr	Cob	Cobs					
	Ic 100 mA	Ic	10月	Ic. 10 #	Te 0.44	75/10c	f=110c VES=					-
		18 17	IB : 17	VCE SY	Vc€ 20 V	100		•				†
					f : 100 MC							
	٧	V	V		MC	P f	Pf			<u> </u>		
										,		†
000-5	45	1.95	1.98	17	170	53.9	247					-
900 - 6	64	0.4	0,9	17	220	44.9						
00 - 7	60	2,2	1.5-5-	17	170	56	296					
100 - 8	63	1.53	1.45	22	165	47	265					
00-9	61	f I	1.62		190	47	2.77					
00- 7 #	55	0.8	1.36	24	180	49.5	256					
00-16	67	1.44	1.25	15	160	*	*					
00-22		0.78		31_	220	46	236					
*	NOT E	VALUAT	ED FOR TH	ese Parai	TETERS							:
									1			
											:	
									 			
											·	
					•							
:												u
,		<u>_</u> <u>i</u>	<u> </u>	1	ENGINEER	ING COPY		i	i	<u> </u>	Pages	

ENG. FILE	

THE BENDIX CORPORATION

BENDIX SEMICONDUCTOR DIVISION HOLMDEL, N. J.

Test	Report	No	
Date	of Tes	t	-

Title

FIFTY (50) PRODUCTION WHITS

T= -	1 . 0 . 0	VCE	VBE	Ties	Ices	JEBO	PEE	5-6	tow	ture:
EST	(545) Zc	La	Ic Ic	VCE	Vor	V∈B	I.c.		Ic	La
ENDITION_	100 mH	18 18	IB _{IH}	50 V 75 20°C	50V	7 ₇	VCE.		Te	17/4 In
		14	JH	20 (.	75 00°C	200°C	4x	<u> </u>	Te 14	
THE RESERVE TO SERVER THE TOTAL PROPERTY.	HIN.	MAX.	MAX.	MAX.	MAN	MAX.	MIN.	MAX.		MAX
IMITS	50		2 V	1m#	10 mg	In#	10	4.0	£nste	: 5 n x 6 ;
INITS	<i>Y</i>	Υ	Y	MA	мH	мН		"Vw	11366	13366
21	52,	0.65	1.20	50	7.3	4,6	3.7	2.4	. 7	7
24	50	0,60	1.22	< 2	32	7.4	.33	2.2	. 7	-
	58		1.30	!		15.7	42	2.4	7	6
	51		1.26	ì		5.8	27.	2.2.	. 7	6
	50		1.24		;	36	i	2.0	. 7	. 6 .
	62		1.25	1	:	7.8	20	4.1	1	. ,
	62			< 2			i	2.0	4	. 7
48_			1.30	< 2	1	50		3,1	9	7
21	58		1.25	< 2		7.5		2.2	7	7
	62	:	1.30	~ 2	,	46	1	2,4	9	7
31			1.20		•	8.5		2.8	. 7	6
	60		1.40	< 2	,	4.0		2.9	. 9	6
		!	1.35	< 2	66			2.6		7
-34	51		1.35	< 2		/6		2.4	: 8	. 7
35		1	1.35	< 2	+	7.7	i	2.0	7	. 7
36	63		1.45	< 2	Ī	26.5		2.2	9	. 7
37	- 63		1.40	52		14	1	2.0	9	′,
<i>31</i> /	62		1.30	52		5-		2.5	1 1	7
39	57		1.30	10		7.2		2,0	1	7
40	<u>></u> /_ 5/		1.35	< 2		74	38	3.1	7	γ

•	T
ENG. FILE	

THE BENDIX CORPORATION

BENDIX SEMICONDUCTOR DIVISION HOLMDEL, N. J.

Test Re	port No	4						
Date of	Test							
Bv	5W-SH	en of the						

Title

FIFTY (50) PRODUCTION UNILS

HS PER CONTRACT NO. N.A.S. 8 11611															
TEST	VCE0 (248)	VCE (SIT)	VBE (CAT)	1	Icës	Ices	IEVO		¿FE	9 J- (t	tore		
CONDITION	Tr.	Ic	Ic 104			50 V 50 V			109 VOE 4V			104	I = 1017 I & 14	†	
	1	' <i>H</i>			70 C	200 €	2000		4.	 	-	CIRCU	. <i>!4</i> (17#4	; ¿	•
LIMITS		HAX. 1 Y	M4x. 2.y	† · · · · · · · · · · · · · · · · · · ·		Max.	i			AFX.		MAX	74.X.		•
UNITS	V	V	<i>V</i>		n#	, just	uit			°c/w		17 366	ji sic		i
41	53	0,10	1.32		2	, 220	4.5		30	3.5	 	7	7		1 - - - - - - - - - - - - - - - - - - -
42	52	0.70	1.35	!	2	62	14	1	36	3.9	:	7	7		
43	54	0.90	1.32		2	. 54	14.5	: •	27	1.5		7			•
44	53	1,20	138	· • ·	2	. 42	220	<u> </u>	29	7.9	4	7	7		
45	50	C. 40	1.28			. 41.	:	! !	38	2.3		17	7 .		
46	51	0.70	1.25		. 2	36	11.5		38	4.5	 	<u> </u>	7_		i * *
47	52	1.00	1.32		2.	44	23		27	-3.4	· •	1	7		
48	52	0.70	1.32		. 2	85	16		30	3.4		7	1		
49	57	1.60	1.40		2	15	95		25	4.3	•	9	. Ž.,		! •
50	60	0.65	1.40		. 2.	56	9.5		23	2.1		:_9	7		
														-	
												,			
:												í	•		
											-				E C TO No. March
											 - 		, .		
					 						! ! 				
										- 				· · ·	
								<u> </u>				•			
							,						· •		